

WHAT IS CLAIMED IS:

1           1.     A method for operating a memory circuit having a plurality of  
2     arrays comprising the steps of:

3                 (a) receiving a first command accessing a row in a first array;  
4                 (b) opening said first array to allow access to memory cells coupled to said  
5     row; and  
6                 (c) keeping said first array open until said array receives a second  
7     command accessing a different row in said first array.

1           2.     The method of claim 1 further comprising a step of turning off  
2     said first array and a second array adjacent to said first array upon receipt of said second  
3     command.

1           3.     The method of claim 2 wherein said step of turning off said first  
2     array occurs also in response to receipt of a third command accessing a row in said  
3     second array adjacent to said first array.

1           4.     A method for operating a memory circuit having a plurality of  
2     arrays comprising the steps of:

3                 (a) receiving a command accessing array N;  
4                 (b) turning off arrays N, N+1 and N-1;  
5                 (c) equilibrating bit lines in array N; and  
6                 (d) turning on array N to access a selected word line.

1           5.     A memory circuit comprising:

2                 a plurality of arrays of memory cells, each array having n columns and m  
3     rows, with a memory cell coupled at each cross section of a row and a column; and  
4                 a plurality of clusters of sense amplifiers, each of said plurality of arrays  
5     being sandwiched by a pair of said plurality of clusters of sense amplifiers, each cluster of  
6     sense amplifiers having  $n/2$  sense amplifier circuits coupling to  $n/2$  columns in an  
7     associated array,

8                   wherein, up to half of said plurality of arrays may be active simultaneously.  
9

1                   6.       The memory circuit of claim 5 further comprising a plurality of  
2       array enable logic blocks coupled to said plurality of arrays.

1                   7.       The memory circuit of claim 6 wherein one of said plurality of  
2       array enable logic blocks activates an associated array when a row in said array is selected  
3       and keeps said array active until a different row in said array, or a row in an adjacent  
4       array is selected.

1                   8.       A video chip comprising:  
2                   a memory circuit;  
3                   controller logic; and  
4                   a wide bus coupling said memory circuit to said controller logic,  
5                   wherein, said memory circuit comprises:  
6                   a plurality of arrays of memory cells, each array having n columns and m rows,  
7                   with a memory cell coupled at each cross section of a row and a column; and  
8                   a plurality of clusters of sense amplifiers, each of said plurality of  
9                   arrays being sandwiched by a pair of said plurality of clusters of sense amplifiers,  
10                  each cluster of sense amplifiers having  $n/2$  sense amplifier circuits selectively  
11                  coupling to  $n/2$  columns in an associated array,  
12                  wherein, up to half of said plurality of arrays may be active simultaneously  
13                  allowing said controller to access more data via said wide bus.

1                   9.       The video chip of claim 8 wherein video data representing video  
2       display pixel information are stored in said memory circuit whereby data representing one  
3       tile is stored in one row per array in non-adjoining arrays.

1                   10.      The video chip of claim 8 wherein said plurality of arrays are  
2       organized in two or more groups of arrays, and each array comprises at least 1024  
3       columns and at least 256 rows.

1           11. The video chip of claim 8 wherein said wide bus is at least 128 bits  
2 wide.

1           12. The video chip of claim 9 wherein data comprising any given tile of  
2 pixels is stored substantially entirely in either even numbered arrays or substantially  
3 entirely in odd numbered arrays.

1           13. The video chip of claim 9 wherein said data comprising any given  
2 tile of pixels is stored in rows that can be simultaneously activated.

1           14. The video chip of claim 9 wherein data comprising any given screen  
2 display line is stored substantially entirely in one row per array in non-adjoining arrays.

1           15. The video chip of claim 14 wherein said data comprising any given  
2 screen display line is stored substantially entirely in either even numbered arrays or  
3 substantially entirely in odd numbered arrays.

1           16. The video chip of claim 15 wherein said data comprising any given  
2 screen display line is stored in rows that can be simultaneously activated.

1           17. The video chip of claim 12 wherein data comprising any given  
2 screen display line is stored substantially entirely in either even numbered arrays or  
3 substantially entirely in odd numbered arrays.

1           18. The video chip of claim 17 wherein said data comprising any given  
2 tile of pixels is stored in rows that can be simultaneously activated.

1           19. The video chip of claim 18 wherein said data comprising any given  
2 screen display line is stored in rows that can be simultaneously activated.

add a2